INTRODUCTION
Large productions of chips require monitoring to prescrve the quality of the shipped product. The estimate of the yield (i.e. the percentage of working chips in a production batch) is an essential feature to monitor manufacturing as well as to select prop"' repair strategies if required. This is valid for memory. Based on the expected yield, different strategies can he chosen for spare allocation and test proFor spxe allocation, an expected high yield could justify a small amount of spare rows/colunins. To maintain the defect level of the shipped product at acceptable values. more redundancy may be nccded at design level.
cess.
0-7803-8248-X/04/$17.00 02004 IEEE Furthermore. the impact of a yield estimate is essential in the selection of test and repair processes. Memory testers are designed by enhancing pilmllel testing to exploit maximum throughput with low test time. SRAM ATEs can test up to 128 DUT simultaneously, with test speeds up to 500 MHZ.
However, embedded SRAM and DRAM testing implies additional higher custs. due to the increased test time and ATE performances (for "at s p e e d testing for example). To lower test costs, and to allow tester designers to meet different memories requirements, DFT/BIST and BISR solutions have been proposed 141 [SI [Z] 131. With the increase in memory size. efficient solutions are required to maintain acceptable production yield [6] . Yield evaluation can also be used for selecting the most appropriate testing strategy. When the expected yield is high, B E T or BISR solutions may be preferred. otherwise more expensive ATE solutions inay he chosen. Generally, the former technique leads 10 low test transparency, i.e. the fraction of defects not detected by test is higher. However. the testhepair cost reduction can justify the use of BISR if an higher yield is expected.
An expected low yield would require the use of purely ATE based test and repair techniques. Alheit more expensive. they can guarantee a lower defect level for the shipped product.
In this paper two different approaches for yield calculation of SRAM arrays are presented. The first apprnxirnated approach (Method A) is the basis of the CAYA (Compiler-based Array Yield Analysis) tool, described in [7] . Method B is based o n Markov modeling and used as reference. Both the proposed approaches characterize the yield of repairable memory arrays with spare rows only. This condition is typical of manufactured 
TABLE II FAULT TYPES PERCENTAGES
The evaluation of the effects of D on a chip is related to the evaluation of defect size distribution and the critical area A in which they occur. The expected value ofthe B product provides X, that is the mean number of faults expected on a chip. Namely_ the value o f d represents the mean value of the probability distribution of the faults present on the chip. The probability of having k faults on a chip can he approximated with the discrete Poisson distribution of a random variable X=k [SI P I .
GLOBAL YIELD MODEL
The evaluation of the effects of manufacturing defects D on a chip is related to the evaluation of the defect distribution and the critical area A in which they occur. The expected value of the B product provides d which represents the mean value of the probability distribution of the number of defects (or faults) on the chip. From the layout of a circuit, the critical area is calculated by critical area extraction tools which are based on shape expansion or monte-carlo simulation. The defect density is obtained from the manufacturing line. The number of faults present in a SRAM can he calculated as fol- (1) wherek hpl 'ups (a are the functional defect types as described in Table I . and
Let Xo be the sum of the average numbers of faults of each type in the SRAM. The critical area method is used to model the effect of defect size and density on the chip. Short or open defects are then modeled into functional defect densities. From the analysis performed (in an industrial embedded SRAM, for
Where k is the number of faults on the chip It can be demonstrated that mean and variance of (3) are both equal to Xo. Irthe chip has no redundancy the yield is ohvioiisly given by equa-
Namely-yield is defined as the probability of having 0 faults on a chip.
However, it has been noticed from the experimental data that the mean value of the failures distribution and the variance do not match X as a Poisson distribution requires [9]. This has been explained as the effect of a non constant distribution of defect density X also known as clustering effect. A mixed Poisson distribution is therefore applied using a gamma distribution as mixing function. The result is modeled with a PolyaEggenberger distribution
The mean and the variance of this distribution function are
Therefore, yield for a non redundant chip is. from equation (5) calculated in k = 0:
called negative binonual yield model. In (6) a represcnts the clustering effect of the mean defect density B\ on different chips. a usual value of a adopted in industry is around 2.
YIELD ESTIMATION MODELS OF REPAIRABLE ARRAYS
In this section the description of thc two yield estimation models is reported. In Literature many ways to evaluate the yield of a redundant chip have been proposed. In particular, the yield o f a redundant RAM array has been widely studied [91181 [Ill. In this section two different yield estimation models for repairable arrays are provided. The models we will compare in the following are based on two different approaches: the first one In [ll] an estimation of the yield is given hy means of the analysis of a finite state Markov chain representing all the possible chip repair states. The analysis of the yield is made assuming to calculate a11 the possible fault patterns therefore is an estimation of the yield obtainable with an exhaustive repair algorithm. The approach of method A is composed of two steps, the first step evaluates the Yield as the sum of the prohahilities of all repairable fault patterns on the chip with Poisson distribution. the second step introduces the clustering effect by performing the inversion of the result obtained by step one and using the into a negative binomial distribution function. Let X be the sum of the average numbers of faults of each type in the eSRAM. So,
Let Y, he the yield of the eSRAM after repairing the memory using the provided redundancy; repair effectivcly translates into a process by which hopefully all faults can he corrected.
Let the numher of faults left unrepaired he A, and Yp he the so-called perfect yield which is the prohahility that there is no fault left unrepaired (i.e. the number of faults to he repaired is A). Hence. The rates on the edges are as reported in tahle 111 where:
the Yield is calculated as the probability of not being in the fail state the obtained result is then numerically integrated with the gamma distribution function in order to obtain the actual yield including clustering effect. Hence, the performed operation is:
The following assumptions have been made:
1. all the transition arc slow i.e. the transitions occur with exponential p.d.f. and h e rates(X) are constant 2. the faults are assumed independent and therefore the rates are summed on each edge Using these rates the solution of the CTMC is computed as the solution of the following set of differential equations:
where Po\ is a vector whose elements are the probabilities of being in sate (C1.2, ... 9.1 130299e-01 9.1 109YOle-01 -2.0398e-04 fourrows 9.2276958e-01 9.2281806e-01 4.8480e-05 eight rows 9.2304236e-01 9.231 1629e-01 7.393Oee-05 
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The results of the outputs of step 2 of both methods are comoared in tables (VI1 VI11 1X) . These tables show that com- 
